PIMulator-NN: An Event-Driven, Cross-Level Simulation Framework for Processing-In-Memory-Based Neural Network Accelerators-Reference-Cited by-全球学者库

PIMulator-NN: An Event-Driven, Cross-Level Simulation Framework for Processing-In-Memory-Based Neural Network Accelerators

Published:2022-12 Issue:12 Volume:41 Page:5464-5475
ISSN:0278-0070
Container-title:IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
language:
Short-container-title:IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.

Author:

Zheng Qilin¹^ORCID,Li Xingchen²^ORCID,Guan Yijin³,Wang Zongwei¹^ORCID,Cai Yimao¹^ORCID,Chen Yiran⁴^ORCID,Sun Guangyu²,Huang Ru¹

Affiliation:

1. School of Integrated Circuits, Peking University, Beijing, China

2. Center for Energy-Efficient Computing and Applications, Peking University, Beijing, China

3. Alibaba DAMO Academy, Beijing, China

4. Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA

Funder

National Key Research and Development Program of China

National Natural Science Foundation of China

“111” Project

Alibaba Innovative Research (AIR) Programme

Beijing Academy of Artificial Intelligence

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software

Link

http://xplorestaging.ieee.org/ielx7/43/9956950/09756212.pdf?arnumber=9756212

Reference31 articles.

1. NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory

2. The gem5 simulator

3. Mobilattice: A depth-wise DCNN accelerator with hybrid digital/analog nonvolatile processing-in-memory block;zheng;Proc IEEE/ACM Int Conf Comput -Aided Des (ICCAD),2020

4. Optimizing Weight Mapping and Data Flow for Convolutional Neural Networks on Processing-in-Memory Architectures

5. Accelerating Deep Neural Network In-Situ Training With Non-Volatile and Volatile Memory Based Hybrid Precision Synapses

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. MNSIM 2.0: A Behavior-Level Modeling Tool for Processing-In-Memory Architectures;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-11

2. ALPINE: Analog In-Memory Acceleration with Tight Processor Integration for Deep Learning;IEEE Transactions on Computers;2022