A High-Throughput Full-Dataflow MobileNetv2 Accelerator on Edge FPGA-Reference-Cited by-同舟云学术

A High-Throughput Full-Dataflow MobileNetv2 Accelerator on Edge FPGA

Published:2023-05 Issue:5 Volume:42 Page:1532-1545
ISSN:0278-0070
Container-title:IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
language:
Short-container-title:IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.

Author:

Jiang Weixiong¹^ORCID,Yu Heng²^ORCID,Ha Yajun³^ORCID

Affiliation:

1. School of Information Science and Technology, ShanghaiTech University, Shanghai, China

2. School of Computer Science, University of Nottingham Ningbo China, Ningbo, China

3. School of Information Science and Technology and the Shanghai Engineering Research Center of Energy Efficient and Custom AI IC, ShanghaiTech University, Shanghai, China

Funder

Natural Science Foundation of China

Shanghai Science and Technology Commission Funding

National Natural Science Foundation of China

Ningbo Science and Technology Bureau

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software

Link

http://xplorestaging.ieee.org/ielx7/43/10106059/09857939.pdf?arnumber=9857939

Reference39 articles.

1. Deep Residual Learning for Image Recognition

2. Same, same but different: Recovering neural network quantization error through weight factorization;meller;Proc Int Conf Mach Learn (ICML),2019

3. Optimizing CNN-based Segmentation with Deeply Customized Convolutional and Deconvolutional Architectures on FPGA

4. Compensated-DNN

5. Squeeze-and-Excitation Networks

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. FPGA-Accelerated Sim-to-Real Control Policy Learning for Robotic Arms;IEEE Transactions on Circuits and Systems II: Express Briefs;2024-03

2. A High-Performance Pixel-Level Fully Pipelined Hardware Accelerator for Neural Networks;IEEE Transactions on Neural Networks and Learning Systems;2024

3. Fast neural network for TV super resolution scaling‐up system;Journal of the Society for Information Display;2023-10-19

4. Deploying deep learning networks based advanced techniques for image processing on FPGA platform;Neural Computing and Applications;2023-06-15

5. A Low-Latency FPGA Accelerator for YOLOv3-Tiny With Flexible Layerwise Mapping and Dataflow;IEEE Transactions on Circuits and Systems I: Regular Papers;2023