A 1.23-GHz 16-kb Programmable and Generic Processing-in-SRAM Accelerator in 65nm-Reference-Cited by-同舟云学术

A 1.23-GHz 16-kb Programmable and Generic Processing-in-SRAM Accelerator in 65nm

Published:2022-09-19 Issue: Volume: Page:
ISSN:
Container-title:ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)
language:
Short-container-title:

Author:

Sridharan Amitesh¹,Angizi Shaahin²,Cherupally Sai Kiran¹,Zhang Fan¹,Seo Jae-Sun¹,Fan Deliang¹

Affiliation:

1. Arizona State University,USA

2. New Jersey Institute of Technology,USA

Funder

NSF

SRC

DARPA

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9911257/9911222/09911440.pdf?arnumber=9911440

Reference8 articles.

1. A Cryptographic Processor for Low-Resource Devices: Canning ECDSA and AES Like Sardines

2. 53 Gbps native GF(24)2 composite-field AES-encrypt/decrypt accelerator for content-protection in 45nm high-performance microprocessors;mathew;IEEE Symp on VLSI,0

3. Recryptor: A Reconfigurable Cryptographic Cortex-M0 Processor With In-Memory and Near-Memory Computing for IoT Security

4. A 64-Tile 2.4-Mb In-Memory-Computing CNN Accelerator Employing Charge-Domain Compute

5. SYQ: Learning Symmetric Quantization for Efficient Deep Neural Networks

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. On-Device Continual Learning With STT-Assisted-SOT MRAM-Based In-Memory Computing;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2024-08

2. A 106TOPS/W SRAM Compute-in-Memory Macro in 28NM With Reconfigurable Bitwise Operation for AI;2024 Conference of Science and Technology for Integrated Circuits (CSTIC);2024-03-17

3. A 65nm RRAM Compute-in-Memory Macro for Genome Sequencing Alignment;ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC);2023-09-11

4. Comparative Study of Low Bit-width DNN Accelerators: Opportunities and Challenges;2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS);2023-08-06

5. DSPIMM: A Fully Digital SParse In-Memory Matrix Vector Multiplier for Communication Applications;2023 60th ACM/IEEE Design Automation Conference (DAC);2023-07-09