A 128ksps 120dB THD Low Noise Analog Front End-Reference-Cited by-同舟云学术

A 128ksps 120dB THD Low Noise Analog Front End

Published:2022-09-19 Issue: Volume: Page:
ISSN:
Container-title:ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)
language:
Short-container-title:

Author:

Mora-Puchalt Gerard¹,Banarie Gabriel²,Czapor Pawel²,Sherry Adrian²,Maurino Roberto³,Bonache Jesus¹,Medina Italo¹

Affiliation:

1. Analog Devices,Valencia,Spain

2. Analog Devices,Limerick,Ireland

3. Analog Devices,Turin,Italy

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9911257/9911222/09911425.pdf?arnumber=9911425

Reference6 articles.

1. A Capacitively Coupled CT Δ ΣM With Chopping Artifacts Rejection for Sensor Readout ICs

2. An Energy-Efficient 3.7-nV/ $\surd$ Hz Bridge Readout IC With a Stable Bridge Offset Compensation Scheme

3. A 6 $\mu$ W 95 dB SNDR Inverter Based $\Sigma\Delta$ Modulator With Subtractive Dithering and SAR Quantizer

4. A 100dB SNR 2.5MS/s output data $\Delta\Sigma$ ADC;brewer;ISSCC 2005 IEEE International Digest of Technical Papers Solid-State Circuits Conference,0

5. A 22-bit Read-Out IC With 7-ppm INL and Sub-100-$\mu$ Hz 1/$f$ Corner for DC Measurement Systems

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 2-2 MASH ΔΣ ADC with fast-charge CLS input buffer and dual double sampling achieving 103.3-dB SNDR and ±2.5-ppm/FSR INL;Microelectronics Journal;2024-02

2. A 1.2-mA Fast-Charge Input Buffer with CLS for 4-MS/s SC Oversampling ADC Achieving +1-2.5-ppm/FSR INL;2023 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA);2023-10-27