Novel Nonvolatile Lookup Table Design Based on Voltage-Controlled Spin Orbit Torque Memory-Reference-Cited by-同舟云学术

Novel Nonvolatile Lookup Table Design Based on Voltage-Controlled Spin Orbit Torque Memory

Published:2022-04 Issue:4 Volume:69 Page:1677-1682
ISSN:0018-9383
Container-title:IEEE Transactions on Electron Devices
language:
Short-container-title:IEEE Trans. Electron Devices

Author:

Liu Xiao¹^ORCID,Deng Erya²^ORCID,Zhang He²^ORCID,Zhang Youguang¹,Pan Biao²,Kang Wang²^ORCID

Affiliation:

1. School of Electronic and Information Engineering, Beihang University, Beijing, China

2. School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China

Funder

Beijing Nova Program from the Beijing Municipal Science and Technology Commission

National Natural Science Foundation of China

Beijing Natural Science Foundation

Beihang Hefei Science City Project from the Beihang University Hefei Innovation Research Institute

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials

Link

http://xplorestaging.ieee.org/ielx7/16/9741401/09696173.pdf?arnumber=9696173

Reference27 articles.

1. Low-Power Variation-Tolerant Nonvolatile Lookup Table Design

2. Six-input lookup table circuit with 62% fewer transistors using nonvolatile logic-in-memory architecture with series/parallel-connected magnetic tunnel junctions

3. Low power multi-context look-up table (LUT) using spin-torque transfer magnetic RAM for non-volatile FPGA

4. Area-efficient LUT circuit design based on asymmetry of MTJ’s current switching for a nonvolatile FPGA;suzuki;Proc IEEE 55th Int Midwest Symp Circuits Syst (MWSCAS),2012

5. Magnetic Tunnel Junction-Based Spintronic Logic Units Operated by Spin Transfer Torque

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. SOT-MRAM-Based LUT Cell Design for Area- and Energy-Efficient FPGA;IEEE Transactions on Circuits and Systems II: Express Briefs;2024-09

2. Design of high-speed, low-power non-volatile master slave flip flop (NVMSFF) for memory registers designs;Applied Nanoscience;2023-03-21

3. Foreword Special Issue on Spintronics-Devices and Circuits;IEEE Transactions on Electron Devices;2022-04