Six-input lookup table circuit with 62% fewer transistors using nonvolatile logic-in-memory architecture with series/parallel-connected magnetic tunnel junctions-Reference-Cited by-同舟云学术

Six-input lookup table circuit with 62% fewer transistors using nonvolatile logic-in-memory architecture with series/parallel-connected magnetic tunnel junctions

Published:2012-04 Issue:7 Volume:111 Page:07E318
ISSN:0021-8979
Container-title:Journal of Applied Physics
language:en
Short-container-title:Journal of Applied Physics

Author:

Suzuki D.,Natsui M.,Endoh T.,Ohno H.,Hanyu T.

Publisher

AIP Publishing

Subject

General Physics and Astronomy

Link

http://aip.scitation.org/doi/pdf/10.1063/1.3672411

Reference20 articles.

1. FPGA and CPLD architectures: a tutorial

2. Energy dissipation and transport in nanoscale devices

3. D. Suzuki, M. Natsui, S. Ikeda, H. Hasegawa, K. Miura, J. Hayakawa, T. Endoh, H. Ohno, and T. Hanyu, IEEE Symp. VLSI Circuits Dig. Tech. Pap. (2009), p. 80.

4. Programmable logic using giant-magnetoresistance and spin-dependent tunneling devices (invited)

Cited by 45 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design of an energy-efficient nonvolatile lookup table circuit using active-load-localized circuitry with self-terminated writing/reading;Japanese Journal of Applied Physics;2023-04-01

2. SSRL: Single Skyrmion Reconfigurable Logic Utilizing 2-D Magnus Force on Magnetic Racetracks;IEEE Journal on Exploratory Solid-State Computational Devices and Circuits;2022-12

3. Novel Nonvolatile Lookup Table Design Based on Voltage-Controlled Spin Orbit Torque Memory;IEEE Transactions on Electron Devices;2022-04

4. Design of an active-load-localized single-ended nonvolatile lookup-table circuit for energy-efficient binary-convolutional-neural-network accelerator;Japanese Journal of Applied Physics;2022-03-30

5. Nonvolatile Field-Programmable Gate Array Using a Standard-Cell-Based Design Flow;IEICE Transactions on Information and Systems;2021-08-01