Author:
Suresh K,Jyotheeswara Reddy K,Dash Ritesh,Hampannavar Santoshkumar,Srikakulapu Ramu,Subburaj Vivekanandan
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Approximate Binary Stacking Counters For Error Tolerant Computing Multipliers;2023 4th International Conference on Intelligent Technologies (CONIT);2024-06-21
2. Fibonacci Series Based 21 Level Switched Capacitor Inverter Topology Using Hysteresis Band;2023 Annual International Conference on Emerging Research Areas: International Conference on Intelligent Systems (AICERA/ICIS);2023-11-16
3. VLSI Implementation of Area-Error Optimized Compressor-Based Modified Wallace Tree Multiplier;2023 Second International Conference on Trends in Electrical, Electronics, and Computer Engineering (TEECCON);2023-08-23
4. Comparison between Symmetrical and Asymmetrical 13 Level MLI with Minimal Switches;2022 International Conference on Automation, Computing and Renewable Systems (ICACRS);2022-12-13
5. Design and Development of Negative Conversion Ratios Using Capacitor Topology by Selecting Different Arbitrary Condition;2022 Second International Conference on Next Generation Intelligent Systems (ICNGIS);2022-07-29