Author:
Rubio A.,Itazaki N.,Xu X.,Kinoshita K.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software
Cited by
47 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Identification of Logic Paths Influenced by Severe Coupling Capacitances;Journal of Electronic Testing;2020-11-21
2. CAD-Base;ACM Transactions on Design Automation of Electronic Systems;2019-07-24
3. Introduction;Test Generation of Crosstalk Delay Faults in VLSI Circuits;2018-09-21
4. An ATPG Flow to Generate Crosstalk-Aware Path Delay Pattern;2015 IEEE Computer Society Annual Symposium on VLSI;2015-07
5. Test Generation for Crosstalk-Induced Delay Faults in VLSI Circuits Using Modified FAN Algorithm;VLSI Design;2012-01-19