1. Arumi D, Rodriguez-Montanes R, Figueras J (2008) Experimental characterization of cmos interconnect open defects. IEEE Trans Comput-Aided Des Integr Circ Syst 27(1):123–136
2. Bay X, Dey S, Krstic A (2003) Hyac: a hybrid structural sat based atpg for crosstalk. In: International test conference, pp 112–121
3. Bell J (1996) Timing analysis of logic-level digital circuits using uncertainty intervals. Ph.D. dissertation, Texas A&M University
4. Bhuvaneswari M (2014) Application of evolutionary algorithms for multi-objective optimization in VLSI and embedded systems. Springer, Berlin
5. Chen W, Gupta S K, Breuer MA (1997) Analytic models for crosstalk delay and pulse analysis under non-ideal inputs. In: International test conference. IEEE, pp 809–818