Tunnel Junction Engineering for Optimized Metallic Single-Electron Transistor-Reference-Cited by-同舟云学术

Tunnel Junction Engineering for Optimized Metallic Single-Electron Transistor

Published:2015-09 Issue:9 Volume:62 Page:2998-3003
ISSN:0018-9383
Container-title:IEEE Transactions on Electron Devices
language:
Short-container-title:IEEE Trans. Electron Devices

Author:

El Hajjam Khalil G.,Bounouar Mohamed Amine,Baboux Nicolas,Ecoffey Serge,Guilmain Marc,Puyoo Etienne,Francis Laurent A.,Souifi Abdelkader,Drouin Dominique,Calmon Francis

Funder

French RENATECH Network

Region Rhone–Alpes, France

Wallonie–Bruxelles International

Nanoquebec/RQMP

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials

Link

http://xplorestaging.ieee.org/ielx7/16/7210242/07185376.pdf?arnumber=7185376

Cited by 13 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. CMOS Compatible Single-Gate Single Electron Transistor (SG-SET) Based Hybrid SETMOS Logic;Nanoscale Field Effect Transistors: Emerging Applications;2023-12-19

2. Live Demonstration: A Cloud-Based Cell-Free Distributed Massive MIMO System;2021 IEEE International Symposium on Circuits and Systems (ISCAS);2021-05

3. Design strategy and simulation of single-gate SET for novel SETMOS hybridization;Journal of Computational Electronics;2021-01-03

4. Island Engineering of Single-Electron Transistor for Room Temperature Operation;Lecture Notes in Electrical Engineering;2020-08-29

5. Strategy for Designing Single Electron Transistors;Communications in Computer and Information Science;2020