1. Chen, A.: Emerging research device roadmap and perspectives. In: 2014 IEEE International Conference IC Design & Technology (ICICDT), Austin, TX, pp. 1–4. IEEE (2014).
https://doi.org/10.1109/icicdt.2014.6838616
2. Mahapatra, S., Ionescu, A.M.: Hybrid CMOS Single-Electron-Transistor Device and Circuit Design. Artech House, Norwood (2006)
3. Yu, Y.S., Jung, Y.L., Park, J.H.: Simulation of Single-Electron/CMOS hybrid circuits using SPICE macro-modeling. J. Korean Phys. Soc. 35(4), 991–994 (1999)
4. Mahapatra, S., Vaish, V., Wasshuber, C., Banerjee, K., Ionescu, A.M.: Analytical modeling of single electron transistor for hybrid cmos-set analog ic design. IEEE Trans. Electron Devices 51(11), 1772 (2004).
https://doi.org/10.1109/TED.2004.837369
5. Hajjam, K.G.E., et al.: Tunnel junction engineering for optimized metallic single-electron transistor. IEEE Trans. Electron Devices, 62(9), 2998–3003 (2015).
https://doi.org/10.1109/ted.2015.2452575