Author:
Ando H.,Yoshida Y.,Inoue A.,Sugiyama I.,Asakawa T.,Morita K.,Muta T.,Motokurumada T.,Okada S.,Yamashita H.,Satsukawa Y.,Konmoto A.,Yamashita R.,Sugiyama H.
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Reliability-Aware Runahead;2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2022-04
2. Resilient Architecture Design for Voltage Variation;Synthesis Lectures on Computer Architecture;2013-05-29
3. Time-Constraint-Aware Optimization of Assertions in Embedded Software;Journal of Electronic Testing;2012-07-18
4. Evaluating instruction cache vulnerability to transient errors;ACM SIGARCH Computer Architecture News;2007-09