3.4 A 10nm FinFET 2.8GHz tri-gear deca-core CPU complex with optimized power-delivery network for mobile SoC performance-Reference-Cited by-同舟云学术

3.4 A 10nm FinFET 2.8GHz tri-gear deca-core CPU complex with optimized power-delivery network for mobile SoC performance

Published:2017-02 Issue: Volume: Page:
ISSN:
Container-title:2017 IEEE International Solid-State Circuits Conference (ISSCC)
language:
Short-container-title:

Author:

Mair Hugh,Lin Gordon,Thippana Achuta,Li Kent,Rahman Manzur,Kuo Wuan,Yen David,Zhuang Yi-Chang,Fu Ue,Wang Hung-Wei,Peng Mark,Wang Ericbill,Wu Cheng-Yuh,Dosluoglu Taner,Gelman Anatoly,Dia Daniel,Gurumurthy Girishankar,Hsieh Tony,Lin W.X.,Tzeng Ray,Wu Jengding,Wang C.H.,Wang Alice,Ko Uming,Kao Ping,Tsai Yuwen,Gururajarao Sumanth,Lagerquist Rolf,Son Jin,Gammie Gordon

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/7866667/7870233/07870258.pdf?arnumber=7870258

Cited by 16 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Standard Cell Structure and Transistor Reordering for Mitigating Area Penalty in Double Diffusion Break FinFET Process;2024 International VLSI Symposium on Technology, Systems and Applications (VLSI TSA);2024-04-22

2. 2.1 A 4nm 3.4GHz Tri-Gear Fully Out-of-Order ARMv9.2 CPU Subsystem-Based 5G Mobile SoC;2024 IEEE International Solid-State Circuits Conference (ISSCC);2024-02-18

3. 14.2 Proactive Voltage Droop Mitigation Using Dual-Proportional-Derivative Control Based on Current and Voltage Prediction Applied to a Multicore Processor in 28nm CMOS;2024 IEEE International Solid-State Circuits Conference (ISSCC);2024-02-18

4. A 5nm 3.4GHz Tri-Gear ARMv9 CPU Subsystem in a Fully Integrated 5G Flagship Mobile SoC;2022 IEEE International Solid- State Circuits Conference (ISSCC);2022-02-20

5. APOLLO: An Automated Power Modeling Framework for Runtime Power Introspection in High-Volume Commercial Microprocessors;MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture;2021-10-17