APOLLO: An Automated Power Modeling Framework for Runtime Power Introspection in High-Volume Commercial Microprocessors-Reference-Cited by-同舟云学术

APOLLO: An Automated Power Modeling Framework for Runtime Power Introspection in High-Volume Commercial Microprocessors

Published:2021-10-17 Issue: Volume: Page:
ISSN:
Container-title:MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture
language:
Short-container-title:

Author:

Xie Zhiyao¹,Xu Xiaoqing²,Walker Matt²,Knebel Joshua²,Palaniswamy Kumaraguru²,Hebert Nicolas²,Hu Jiang³,Yang Huanrui⁴,Chen Yiran¹,Das Shidhartha⁵

Affiliation:

1. Duke University, United States of America

2. ARM Ltd.

3. Texas A&M University

4. Duke University

5. ARM Ltd., United Kingdom

Funder

Semiconductor Research Corporation

National Science Foundation

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3466752.3480064

Reference83 articles.

1. 2021. Ampere Altra SoC. https://amperecomputing.com/altra/. 2021. Ampere Altra SoC. https://amperecomputing.com/altra/.

2. 2021. Arm Cortex-A77 Core Technical Reference Manual. https://developer.arm.com/documentation/101111/latest/preface. 2021. Arm Cortex-A77 Core Technical Reference Manual. https://developer.arm.com/documentation/101111/latest/preface.

3. 2021. Arm Neoverse N1 Core Technical Reference Manual. https://developer.arm.com/documentation/100616/0301. 2021. Arm Neoverse N1 Core Technical Reference Manual. https://developer.arm.com/documentation/100616/0301.

4. 2021. AWS Graviton Processor. https://aws.amazon.com/ec2/graviton/. 2021. AWS Graviton Processor. https://aws.amazon.com/ec2/graviton/.

5. 2021. Catapult® High-Level Synthesis. https://www.mentor.com/hls-lp/catapult-high-level-synthesis/. 2021. Catapult® High-Level Synthesis. https://www.mentor.com/hls-lp/catapult-high-level-synthesis/.

Cited by 12 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. CAPEDL: Cycle-Accurate Power Estimation with Deep Learning;2024 2nd International Symposium of Electronics Design Automation (ISEDA);2024-05-10

2. 14.2 Proactive Voltage Droop Mitigation Using Dual-Proportional-Derivative Control Based on Current and Voltage Prediction Applied to a Multicore Processor in 28nm CMOS;2024 IEEE International Solid-State Circuits Conference (ISSCC);2024-02-18

3. MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design;2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD);2023-10-28

4. Invited Paper: Accelerating Routability and Timing Optimization with Open-Source AI4EDA Dataset CircuitNet and Heterogeneous Platforms;2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD);2023-10-28

5. Fast, Robust and Transferable Prediction for Hardware Logic Synthesis;56th Annual IEEE/ACM International Symposium on Microarchitecture;2023-10-28