10.3 heterogeneous multi-processing quad-core CPU and dual-GPU design for optimal performance, power, and thermal tradeoffs in a 28nm mobile application processor-Reference-Cited by-同舟云学术

10.3 heterogeneous multi-processing quad-core CPU and dual-GPU design for optimal performance, power, and thermal tradeoffs in a 28nm mobile application processor

Published:2014-02 Issue: Volume: Page:
ISSN:
Container-title:2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)
language:
Short-container-title:

Author:

Wang Alice,Lin Tsung-Yao,Ouyang Shichin,Huang Wei-Hung,Wang Jidong,Chang Shu-Hsin,Chen Sheng-Ping,Hu Chun-Hsiung,Tai Jim C.,Tan Koan-Sin,Tsou Meng-Nan,Lee Ming-Hsien,Gammie Gordon,Yang Chi-Wei,Yang Chih-Chieh,Chou Yeh-Chi,Lin Shih-Hung,Kuo Wuan,Chung Chi-Jui,Yong Lee-Kee,Wang Chia-Wei,Dia Kin Hooi,Chien Cheng-Hsing,Tsao You-Ming,Singh Nitin Kumar,Lagerquist Rolf,Chen Chih-Cheng,Ko Uming

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/6747109/6757318/06757390.pdf?arnumber=6757390

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Fully Integrated Switched-Capacitor Power Converters;Analog Circuits and Signal Processing;2023

2. High-Efficiency Switched-Capacitor DC-DC Converter with Three Decades of Load Current Range Using Adaptively-Biased PFM;Journal of Low Power Electronics and Applications;2020-02-20

3. A 197mW 70ms-Latency Full-HD 12-Channel Video-Processing SoC in 16nm CMOS for In-Vehicle Information Systems;IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences;2017

4. A compact low-power 4-port register file with grounded write bitlines and single-ended read operations;Integration;2016-09

5. On the design of scalable and reusable accelerators for big data applications;Proceedings of the ACM International Conference on Computing Frontiers;2016-05-16