A 197mW 70ms-Latency Full-HD 12-Channel Video-Processing SoC in 16nm CMOS for In-Vehicle Information Systems-Reference-Cited by-同舟云学术

A 197mW 70ms-Latency Full-HD 12-Channel Video-Processing SoC in 16nm CMOS for In-Vehicle Information Systems

Published:2017 Issue:12 Volume:E100.A Page:2878-2887
ISSN:0916-8508
Container-title:IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
language:en
Short-container-title:IEICE Trans. Fundamentals

Author:

MOCHIZUKI Seiji¹,MATSUBARA Katsushige¹,MATSUMOTO Keisuke¹,NGUYEN Chi Lan Phuong²,SHIBAYAMA Tetsuya¹,IWATA Kenichi¹,MIZUMOTO Katsuya¹,IRITA Takahiro²,HARA Hirotaka²,HATTORI Toshihiro¹

Affiliation:

1. Renesas Electronics Corporation

2. Renesas Design Vietnam

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing

Link

https://www.jstage.jst.go.jp/article/transfun/E100.A/12/E100.A_2878/_pdf

Reference19 articles.

1. [1] S. Mochizuki, K. Matsubara, K. Matsumoto, C.L.P. Nguyen, T. Shibayama, K. Iwata, K. Mizumoto, T. Irita, H. Hara, and T. Hattori, “A 197mW 70ms-latency full-HD 12-channel video-processing SoC for car information systems,” ISSCC Dig. Tech. Papers, pp.78-79, 2016. 10.1109/isscc.2016.7417915

2. [2] C.-C. Ju et al., “A 0.5nJ/Pixel 4K H.265/HEVC codec LSI for multi-format smartphone applications,” ISSCC Dig. Tech. Papers, pp.336-337, 2015.

3. [3] A. Wang, T.-Y. Lin, S. Ouyang, W.-H. Huang, J. Wang, S.-H. Chang, S.-P. Chen, C.-H. Hu, J.C. Tai, K.-S. Tan, M.-N. Tsou, M.-H. Lee, G. Gammie, C.-W. Yang, C.-C. Yang, Y.-C. Chou, S.-H. Lin, W. Kuo, C.-J. Chung, L.-K. Yong, C.-W. Wang, K.H. Dia, C.-H. Chien, Y.-M. Tsao, N.K. Singh, R. Lagerquist, C.-C. Chen, and U. Ko, “Heterogeneous multi-processing quad-core CPU and dual-GPU design for optimal performance, power, and thermal tradeoffs in a 28nm mobile application processor,” ISSCC Dig. Tech. Papers, pp.180-181, 2014. 10.1109/isscc.2014.6757390

4. [4] M. Mehendale, S. Das, M. Sharma, M. Mody, R. Reddy, J. Meehan, H. Tamama, B. Carlson, and M. Polley, “A true multistandard, programmable, low-power, full HD video-codec engine for smartphone SoC,” ISSCC Dig. Tech. Papers, pp.226-227, 2012. 10.1109/isscc.2012.6176986

5. [5] Y. Kikuchi, “A 222mW H.264 Full-HD decoding application processor with x512b stacked DRAM in 40nm,” ISSCC Dig. Tech Papers, pp.326-327, 2010. 10.1109/isscc.2010.5433906

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. DNN Partitioning for Inference Throughput Acceleration at the Edge;IEEE Access;2023