ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate Representation-Reference-Cited by-同舟云学术

ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate Representation

Published:2022-04 Issue: Volume: Page:
ISSN:
Container-title:2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA)
language:
Short-container-title:

Author:

Ye Hanchen¹,Hao Cong²,Cheng Jianyi³,Jeong Hyunmin¹,Huang Jack¹,Neuendorffer Stephen⁴,Chen Deming¹

Affiliation:

1. University of Illinois at Urbana-Champaign

2. Georgia Institute of Technology

3. Imperial College London

4. Xilinx Inc

Publisher

IEEE

Link

Reference58 articles.

1. Onnx: Open neural network exchange,2021

2. PyTorch: An imperative style, high-performance deep learning library;paszke;Advances in neural information processing systems,2019

3. Mlir: A compiler infrastructure for the end of moore’s law;lattner,2020

Cited by 29 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. MLIR-to-CGRA: A Versatile MLIR-Based Compiler Framework for CGRAs;2024 IEEE 35th International Conference on Application-specific Systems, Architectures and Processors (ASAP);2024-07-24

3. A Systematic Translation Validation Framework for MLIR-Based Compilers;International Journal of Software Engineering and Knowledge Engineering;2024-07-19

4. Allo: A Programming Model for Composable Accelerator Design;Proceedings of the ACM on Programming Languages;2024-06-20

5. Ph.D. Project: Modernizing High-Level Hardware Design Workflows;2024 IEEE 32nd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM);2024-05-05