Adapting the RACER Architecture to Integrate Improved In-ReRAM Logic Primitives-Reference-Cited by-同舟云学术

Adapting the RACER Architecture to Integrate Improved In-ReRAM Logic Primitives

Published:2022-06 Issue:2 Volume:12 Page:393-407
ISSN:2156-3357
Container-title:IEEE Journal on Emerging and Selected Topics in Circuits and Systems
language:
Short-container-title:IEEE J. Emerg. Sel. Topics Circuits Syst.

Author:

Truong Minh S. Q.¹^ORCID,Shen Liting¹,Glass Alexander¹,Hoffmann Alison¹,Carley L. Richard¹^ORCID,Bain James A.¹,Ghose Saugata²^ORCID

Affiliation:

1. Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA

2. Department of Computer Science, University of Illinois Urbana-Champaign, Urbana, IL, USA

Funder

Data Storage Systems Center at Carnegie Mellon University

Apple Ph.D. Fellowship in Integrated Systems

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

Reference62 articles.

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Simultaneous Many-Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis;2024 54th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN);2024-06-24