1. Design of Double-Masking Current-Mode CMOS Circuit Against Power Analysis Attacks;2021 IEEE 15th International Conference on Electronic Measurement & Instruments (ICEMI);2021-10-29
2. A Guaranteed Secure Scan Design Based on Test Data Obfuscation by Cryptographic Hash;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2020-12
3. aCIOSm4: An Asynchronous CIOS Algorithm;2020 IEEE 5th International Conference on Integrated Circuits and Microsystems (ICICM);2020-10-23
4. Completion detection in dual-rail asynchronous systems by current-sensing;Microelectronics Journal;2013-06