Author:
Nagy L.,Stopjakova V.,Zalusky R.
Reference32 articles.
1. B. Calhoun, Y. Cao, X. Li, K. Mai, L. Pileggi, R. Rutenbar, K.L. Shepard, Digital circuit design challenges and opportunities in the era of nanoscale CMOS, Proceedings of the IEEE 96 (Feb.), pp. 343–365.
2. Logic Synthesis of Asynchronous Controllers and Interfaces;Cortadella,2002
3. P. Shinu, P. Kumar, Design of delay based dual rail precharge logic to reduce DPA attacks, in: Computing, 2012 International Conference on Electronics and Electrical Technologies (ICCEET), pp. 552–556.
4. P.C. Kocher, J. Jaffe, B. Jun, Differential power analysis, in: Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology, CRYPTO '99, Springer-Verlag, London, UK, 1999, pp. 388–397.
5. F. Shi, Y. Makris, A transistor-level test strategy for c2mos mousetrap asynchronous pipelines, in: 12th IEEE International Symposium on Asynchronous Circuits and Systems, 2006, pp. 10–67.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献