1. Fault-Duration And-Location Aware CED Technique With Runtime Adaptability;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2014-03
2. Power Dissipation;Low-Power Variation-Tolerant Design in Nanometer Silicon;2010-10-25
3. Energy-Aware Loop Scheduling and Assignment for Multi-Core, Multi-Functional-Unit Architecture;Journal of Signal Processing Systems;2008-12-04
4. High-Level Synthesis for Low Power Hardware Implementation of Unscheduled Data-Dominated Circuits;Journal of Low Power Electronics;2005-12-01
5. On effective slack management in postscheduling phase;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2005-04