High-speed CMOS ramp generator using proteretic comparator-Reference-Cited by-同舟云学术

High-speed CMOS ramp generator using proteretic comparator

Published:2021-11-22 Issue: Volume: Page:
ISSN:
Container-title:2021 IEEE Asia Pacific Conference on Circuit and Systems (APCCAS)
language:
Short-container-title:

Author:

Khan Salma¹,Azeemuddin Syed²,Sohel Mohammed Arifuddin³

Affiliation:

1. Center for VLSI and Embedded Systems (CVEST), IIIT,Hyderabad,India

2. CVEST, IIIT,Hyderabad,India

3. Muffakhan Jah College of Engg and Tech,ECE Department,Hyderabad,India

Publisher

IEEE

Link

Reference8 articles.

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. Leverage Interactive Affinity for Affordance Learning;2023 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR);2023-06

3. An Adjustable Ramp Voltage Circuit for a Large Array of Capacitive Loads;2022 10th International Symposium on Next-Generation Electronics (ISNE);2023-05-12

4. SNR-Aware Low-light Image Enhancement;2022 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR);2022-06

5. Cross-modal Map Learning for Vision and Language Navigation;2022 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR);2022-06