1. Design Flows;Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology;2016-04-14
2. Logic depth aware context independent timing model generation;AIP Conference Proceedings;2016
3. Challenges in probabilistic timing model generation in integrated circuits;AIP Conference Proceedings;2016
4. Methods of Parameter Variations;Process Variations and Probabilistic Integrated Circuit Design;2011-10-08
5. Performance Estimation with Automatic False-Path Detection for System-Level Designs;IPSJ Transactions on System LSI Design Methodology;2010