Author:
Knoth Christoph,Schlichtmann Ulf,Li Bing,Zhang Min,Olbrich Markus,Acar Emrah,Eichler Uwe,Haase Joachim,Lange André,Pronath Michael
Reference106 articles.
1. Scheffer, L., Lavagno, L., Martin, G. (eds.): EDA for IC implementation, circuit design, and process technology. CRC Press (2006)
2. Kayssi, A.I., Sakallah, K.A., Mudge, T.N.: The impact of signal transition time on path delay computation. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 40(5), 302–309 (1993)
3. Nardi, A., Neviani, A., Zanoni, E.: Impact of unrealistic worst case modeling on the performance of VLSI circuits in deep submicron CMOS technologies. IEEE Transactions on Semiconductor Manufacturing (SM) 12(4), 396–402 (1999)
4. Dasdan, A., Hom, I.: Handling inverted temperature dependence in static timing analysis. ACM Transactions on Design Automation of Electronic Systems 11(2), 306–324 (2006)
5. Weber, M.: My head hurts, my timing stinks, and i don’t love on-chip variation. In: SNUG (2002)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献