A 3 Watt 39.8–44.6 Gb/s Dual-Mode SFI5.2 SerDes Chip Set in 65 nm CMOS-Reference-Cited by-同舟云学术

A 3 Watt 39.8–44.6 Gb/s Dual-Mode SFI5.2 SerDes Chip Set in 65 nm CMOS

Published:2010-10 Issue:10 Volume:45 Page:2016-2029
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Nedovic Nikola,Kristensson Anders,Parikh Samir,Reddy Subodh,McLeod Scott,Tzartzanis Nestoras,Kanda Kouichi,Yamamoto Takuji,Matsubara Satoshi,Kibune Masaya,Doi Yoshiyasu,Ide Satoshi,Tsunoda Yukito,Yamabana Tetsuji,Shibasaki Takayuki,Tomita Yasumoto,Hamada Takayuki,Sugawara Mariko,Ikeuchi Tadashi,Kuwata Naoki,Tamura Hirotaka,Ogawa Junji,Walker William

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx5/4/5584926/05579985.pdf?arnumber=5579985

Cited by 15 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Variation Aware Design of 50-Gbit/s, 5.027-fJ/bit Serializer Using Latency Combined Mux-Dual Latch for Inter-Chip Communication;IEEE Transactions on Circuits and Systems I: Regular Papers;2019-03

2. An energy efficient PVT aware novel CML-TG based Mux-Latch circuit Serializes high rate data;Microsystem Technologies;2018-08-23

3. A Hardware Description Language-Based Serial Link for Multicores SoC/NoC Interconnect;Journal of Low Power Electronics;2018-03-01

4. A high efficient CTLE for 12.5 Gbps receiver of JESD204B standard;IEICE Electronics Express;2018

5. A 90nm Novel MUX-Dual Latch Design Approach for Gigascale Serializer Application;2017 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS);2017-12