A Real-Time Architecture for Pruning the Effectual Computations in Deep Neural Networks-Reference-Cited by-同舟云学术

A Real-Time Architecture for Pruning the Effectual Computations in Deep Neural Networks

Published:2021-05 Issue:5 Volume:68 Page:2030-2041
ISSN:1549-8328
Container-title:IEEE Transactions on Circuits and Systems I: Regular Papers
language:
Short-container-title:IEEE Trans. Circuits Syst. I

Author:

Asadikouhanjani Mohammadreza^ORCID,Zhang Hao^ORCID,Gopalakrishnan Lakshminarayanan^ORCID,Lee Hyuk-Jae^ORCID,Ko Seok-Bum^ORCID

Funder

Natural Sciences and Engineering Research Council of Canada

Research and Development Program of MOTIE/KEIT [Developing Processor Memory Storage Integrated Architecture for Low Power, High Performance Big Data Servers]

ICT Research and Development Program of MSIT/IITP [Developing ultra-low power intelligent edge SoC based on lightweight RISC-V processor]

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/8919/9408528/09366957.pdf?arnumber=9366957

Cited by 10 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Optimized COVID-19 detection using sparse deep learning models from multimodal imaging data;Multimedia Tools and Applications;2024-05-22

2. Design-Space Exploration of Systolic Array for Edge Inferencing Applications;The Third International Conference on Artificial Intelligence and Machine Learning Systems;2023-10-25

3. A Tiny Accelerator for Mixed-Bit Sparse CNN Based on Efficient Fetch Method of SIMO SPad;IEEE Transactions on Circuits and Systems II: Express Briefs;2023-08

4. Booth Encoding-Based Energy Efficient Multipliers for Deep Learning Systems;IEEE Transactions on Circuits and Systems II: Express Briefs;2023-06

5. Decoder Reduction Approximation Scheme for Booth Multipliers;IEEE Transactions on Computers;2023