An 8-bit 20.7 TOPS/W Multi-Level Cell ReRAM-based Compute Engine-Reference-Cited by-同舟云学术

An 8-bit 20.7 TOPS/W Multi-Level Cell ReRAM-based Compute Engine

Published:2022-06-12 Issue: Volume: Page:
ISSN:
Container-title:2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)
language:
Short-container-title:

Author:

Correll Justin M.¹,Jie Lu¹,Song Seungheun¹,Lee Seungjong¹,Zhu Junkang¹,Tang Wei¹,Wormald Luke¹,Erhardt Jack¹,Breil Nicolas²,Quon Roger²,Kamalanathan Deepak²,Krishnan Siddarth²,Chudzik Michael²,Zhang Zhengya¹,Lu Wei D.¹,Flynn Michael P.¹

Affiliation:

1. University of Michigan,Ann Arbor,MI,USA

2. Applied Materials,Santa Clara,CA,USA

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9830116/9830138/09830490.pdf?arnumber=9830490

Reference7 articles.

Cited by 25 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Hybrid CMOS-Memristor synapse circuits for implementing Ca ion-based plasticity model;Scientific Reports;2024-08-02

2. Battery-Less Implantable Continuous EEG Monitoring via Anisotropic Diffusion;IEEE Journal on Selected Areas in Communications;2024-08

3. A Fully Row/Column-Parallel In-Memory Computing Macro in Foundry MRAM With Differential Readout for Noise Rejection;IEEE Journal of Solid-State Circuits;2024-07

4. Low Quantization Error Readout Circuit with Fully Charge-Domain Calculation for Computation-in-Memory Deep Neural Network;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

5. A Compact and Low-Power Column Readout Circuit based on Digital Delay Chain;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19