A Family of ΔΣ Modulators With High Spur Immunity and Low Folded Nonlinearity Noise When Used in Fractional- Frequency Synthesizers<i />-Reference-Cited by-同舟云学术

A Family of ΔΣ Modulators With High Spur Immunity and Low Folded Nonlinearity Noise When Used in Fractional- Frequency Synthesizers

Published:2022-11 Issue:11 Volume:69 Page:4499-4509

ISSN:1549-8328

Container-title:IEEE Transactions on Circuits and Systems I: Regular Papers

language:

Short-container-title:IEEE Trans. Circuits Syst. I

Author:

Mazzaro Valerio¹^ORCID,Kennedy Michael Peter¹^ORCID

Affiliation:

1. School of Electrical and Electronic Engineering and the Microelectronic Circuits Centre Ireland, University College Dublin, Dublin 4, Ireland

Funder

Science Foundation Ireland
Enterprise Ireland

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Hardware and Architecture

Link

http://xplorestaging.ieee.org/ielx7/8919/9929246/09854133.pdf?arnumber=9854133

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Spur Performance and Relative Implementation Costs of MASH and ENOP Digital ΔΣ Modulators;2024 35th Irish Signals and Systems Conference (ISSC);2024-06-13
2. 10.4 A 45.5fs-Integrated-Random-Jitter and -75dBc-Integer-Boundary-Spur BiCMOS Fractional-N PLL with Suppression of Fractional, Horn, and Wandering Spurs;2024 IEEE International Solid-State Circuits Conference (ISSCC);2024-02-18
3. A Fully Synthesizable Fractional-N MDLL With Energy-Efficient Ring-Oscillator-Based DTC of Large Tuning Range;IEEE Solid-State Circuits Letters;2024
4. Comparison of DTC-Related Spurs in Fractional-N Digital PLLs with MASH-and-ENOP-based Divider Controllers;2023 30th IEEE International Conference on Electronics, Circuits and Systems (ICECS);2023-12-04
5. Comparison of the Simulated Performance of Divider Controllers for Fractional-N Frequency Synthesizers;2023 34th Irish Signals and Systems Conference (ISSC);2023-06-13