1. School of Electrical and Data Engineering, Faculty of Engineering & IT, University of Technology Sydney, Ultimo, NSW, Australia
2. Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Ministry of Education, Xidian University, Xi’an, China
3. School of Engineering and Technology, University of Hertfordshire, Hatfield, U.K