Author:
Yago Eduardo,Castello Pau,Petit Salvador,Gomez Maria E.,Sahuquillo Julio
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A dynamic computational memory address architecture for systolic array CNN accelerators;2022 IEEE 24th Int Conf on High Performance Computing & Communications; 8th Int Conf on Data Science & Systems; 20th Int Conf on Smart City; 8th Int Conf on Dependability in Sensor, Cloud & Big Data Systems & Application (HPCC/DSS/SmartCity/DependSys);2022-12
2. Systolic Array Based Convolutional Neural Network Inference on FPGA;2022 IEEE 15th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC);2022-12
3. Systolic Array based Multiply Accumulation Unit for IoT Edge Accelerators;2021 IEEE International Symposium on Smart Electronic Systems (iSES);2021-12