Author:
Zhuang Hao,Yu Wenjian,Weng Shih-Hung,Kang Ilgweon,Lin Jeng-Hau,Zhang Xiang,Coutts Ryan,Cheng Chung-Kuan
Funder
Division of Computing and Communication Foundations under NSF-CCF
National natural Science Foundation of China
University of California at San Diego’s Powell Fellowship and Qualcomm FMA Fellowship
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software
Cited by
13 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A Parallel Acceleration Technique based on Bordered Block Diagonal Matrix Reordering for Exponential Integrator Method;2024 2nd International Symposium of Electronics Design Automation (ISEDA);2024-05-10
2. On Model Order Reduction and Exponential Integrator for Transient Circuit Simulation;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2024-01
3. Back-Scaling Based Exponential Integrator Method with Multi-Process Parallel Processing for Transient Power/Ground Network Analysis;2023 International Symposium of Electronics Design Automation (ISEDA);2023-05-08
4. EI-MOR;Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design;2022-10-30
5. Deep Learning for Analyzing Power Delivery Networks and Thermal Networks;Machine Learning Applications in Electronic Design Automation;2022