Author:
Gupta Puneet,Agarwal Yuvraj,Dolecek Lara,Dutt Nikil,Gupta Rajesh K.,Kumar Rakesh,Mitra Subhasish,Nicolau Alexandru,Rosing Tajana Simunic,Srivastava Mani B.,Swanson Steven,Sylvester Dennis
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software
Cited by
96 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Timing Analysis beyond Complementary CMOS Logic Styles;2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC);2024-01-22
2. GitFL: Uncertainty-Aware Real-Time Asynchronous Federated Learning Using Version Control;2023 IEEE Real-Time Systems Symposium (RTSS);2023-12-05
3. A Compressed and Accurate Sparse Deep Learning-based Workload-Aware Timing Error Model;2023 IEEE 41st International Conference on Computer Design (ICCD);2023-11-06
4. AI-based Timing Error Modelling: A Case Study on a Pipelined Floating-point Core;2023 IEEE 30th Symposium on Computer Arithmetic (ARITH);2023-09-04
5. Energy Optimization of Faulty Quantized Min-Sum LDPC Decoders;2023 12th International Symposium on Topics in Coding (ISTC);2023-09-04