A Clock Tree Synthesis Scheme Based On Flexible H-tree-Reference-Cited by-同舟云学术

A Clock Tree Synthesis Scheme Based On Flexible H-tree

Published:2022-07-01 Issue: Volume: Page:
ISSN:
Container-title:2022 2nd International Conference on Electrical Engineering and Mechatronics Technology (ICEEMT)
language:
Short-container-title:

Author:

Wang Huhu¹,Lei Qianqian²,Yang Yanfei²,Liu Lu²,Zhao Erhu³

Affiliation:

1. School of Science, Xi'an Polytechnic University,Xi'an,China,710048

2. Engineering Research Center of Flexible Radiation Protection Technology of universities of Shaanxi Province, Xi'an Polytechnic University,Xi'an,Shaanxi,P.R. China,710048

3. Dalian Boiler and Pressure Vessel Inspection & Testing Institute Co, Ltd.,Dalian,China,116016

Funder

XI'AN Polytechnic University

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9862525/9862601/09862608.pdf?arnumber=9862608

Reference14 articles.

1. Automatic On-Chip Clock Network Optimization for Electromagnetic Side-Channel Protection

2. Optimal Generalized H-Tree Topology and Buffering for High-Performance and Low-Power Clock Distribution

3. A Minimum-Skew Clock Tree Synthesis Algorithm for Single Flux Quantum Logic Circuits

4. A novel obstacle-aware multiple fan-out symmetrical clock tree synthesis

5. SLECTS: Slew-Driven Clock Tree Synthesis

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Comparative Analysis of the Characteristics of Clock Network Structures Buffer Tree, H-tree, Clock Mesh for Technological Nodes 28nm and 90nm;2024 IEEE 25th International Conference of Young Professionals in Electron Devices and Materials (EDM);2024-06-28

2. DEVELOPMENT OF PARAMETERIZED MODEL OF LOGIC ELEMENTS AT CLOCK TREE SYNTHESIS;Proceedings;2024