Author:
Woods J.V.,Day P.,Furber S.B.,Garside J.D.,Paver N.C.,Temple S.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Computational Theory and Mathematics,Hardware and Architecture,Theoretical Computer Science,Software
Cited by
43 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Yak: An Asynchronous Bundled Data Pipeline Description Language;2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC);2023-07-16
2. Control and Data Hazard Resolving Schemes for Asynchronous RISC32 5-stage Pipeline Processor;2022 IEEE Industrial Electronics and Applications Conference (IEACon);2022-10-03
3. Detailed implementation of asynchronous circuits on commercial FPGAs;Analog Integrated Circuits and Signal Processing;2020-02-27
4. Towards Designing Asynchronous Microprocessors: From Specification to Tape-Out;IEEE Access;2019
5. Low Power Design of Asynchronous Datapath for LDPC Decoder;IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences;2013