Author:
Li Zhuo,Zhou Ying,Shi Weiping
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Low Power Clock Network Design;Journal of Low Power Electronics and Applications;2011-05-19
2. Discrete Buffer and Wire Sizing for Link-Based Non-Tree Clock Networks;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2010-07
3. An improved Elmore delay model for VLSI interconnects;Mathematical and Computer Modelling;2010-04