Author:
Vaisband Inna,Friedman Eby G.,Ginosar Ran,Kolodny Avinoam
Subject
Electrical and Electronic Engineering
Reference30 articles.
1. Timing Optimization through Clock Skew Scheduling;Kourtev,2009
2. Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing;Tsai;IEEE Trans. Comput. Aid. Des. Int.,2004
3. Wire sizing for non-tree topology;Li;IEEE Trans. Comput. Aided Des. Int.,2007
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献