A Harmonic-Mixing PLL Architecture for Millimeter-Wave Application-Reference-Cited by-同舟云学术

A Harmonic-Mixing PLL Architecture for Millimeter-Wave Application

Published:2022-12 Issue:12 Volume:57 Page:3552-3566
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Yang Dihang¹^ORCID,Murphy David¹,Darabi Hooman¹^ORCID,Behzad Arya¹,Abidi Asad A.¹^ORCID,Au Stephen C.¹,Mundlapudi Sraavan R.¹^ORCID,Shi Kejian¹^ORCID,Leng Weiyu¹^ORCID

Affiliation:

1. Broadcom Inc., San Jose, CA, USA

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/9962295/09916251.pdf?arnumber=9916251

Reference65 articles.

1. Low-noise RF signal generator design;scherer;Hewlett Packard J,1981

2. A Wideband Fractional-N PLL With Suppressed Charge-Pump Noise and Automatic Loop Filter Calibration

3. Low-Spur, Low-Phase-Noise Clock Multiplier Based on a Combination of PLL and Recirculating DLL With Dual-Pulse Ring Oscillator and Self-Correcting Charge Pump

4. A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping

Cited by 9 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Low Phase Noise PLL Design Based on Self-Injected Locking and In-Loop Mixing Technique;IEEE Microwave and Wireless Technology Letters;2024-07

2. A Fractional-N Ring PLL Using Harmonic-Mixer-Based Dual-Feedback and Split-Feedback Frequency Division With Phase-Domain Filtering;IEEE Journal of Solid-State Circuits;2024-07

3. A 30.5-to-31 GHz Sampling PLL With Double-Edge Sampling PD and Implict Common-Mode VCO Scoring 39.69-fs RMS Jitter and -253.6-dB FoM in a 0.047mm² Area;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

4. A 28.8-to-43.2 GHz 79.8 fs_rms Jitter and −78.5 dBc Reference Spur PLL Exploiting Complementary Mixing Phase Detector With Mismatch Calibration;IEEE Transactions on Microwave Theory and Techniques;2024-05

5. A Sub-50-fs_rms Jitter Fractional-N CPPLL Based on a Dual-DTC-Assisted Time-Amplifying Phase-Frequency Detector With Cascadable DTC Nonlinearity Compensation Algorithm;IEEE Journal of Solid-State Circuits;2024-03