A Universal Modular Hybrid LDO With Fast Load Transient Response and Programmable PSRR in 14-nm CMOS Featuring Dynamic Clamp Strength Tuning-Reference-Cited by-同舟云学术

A Universal Modular Hybrid LDO With Fast Load Transient Response and Programmable PSRR in 14-nm CMOS Featuring Dynamic Clamp Strength Tuning

Published:2021-08 Issue:8 Volume:56 Page:2402-2415
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Liu Xiaosen^ORCID,Krishnamurthy Harish K.^ORCID,Na Taesik^ORCID,Weng Sheldon,Ahmed Khondker Z.^ORCID,Schaef Christopher,Ravichandran Krishnan^ORCID,Tschanz James W.^ORCID,De Vivek^ORCID

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/9493684/09357489.pdf?arnumber=9357489

Cited by 12 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Fully Integrated 1 GHz 8A I_max Step-Down and Step-Up Switched Capacitor Voltage Regulator in 3 nm FinFET Technology Featuring Auto Mode Transition;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-07

2. A Capacitor-less Hybrid LDO for Low Frequency Supply Noise Suppression Achieving 99.87% Efficiency and 3.32ps Response Time in 65nm;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

3. Low quiescent current LDO with FVF-based PSRR enhanced circuit for EEG recording wearable devices;Japanese Journal of Applied Physics;2024-02-16

4. Hybrid Resonant Converter-Based 8:1 Bus Converter With 3.5 kW/in³ and 98.6%-Efficient for 48 V Data-Center Power Systems;IEEE Transactions on Power Electronics;2024-01

5. A Capacitorless External-Clock-Free Fully Synthesizable Digital LDO With Time-Based Load-State Decision and Asynchronous Recovery;IEEE Transactions on Power Electronics;2024-01