An Output-Capacitor-Free Synthesizable Digital LDO Using CMP-Triggered Oscillator and Droop Detector-Reference-Cited by-同舟云学术

An Output-Capacitor-Free Synthesizable Digital LDO Using CMP-Triggered Oscillator and Droop Detector

Published:2022 Issue: Volume: Page:1-13
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Oh Jonghyun¹^ORCID,Hwang Young-Ha²^ORCID,Park Jun-Eun³^ORCID,Seok Mingoo¹^ORCID,Jeong Deog-Kyoon⁴^ORCID

Affiliation:

1. Department of Electrical Engineering, Columbia University, New York City, NY, USA

2. School of Electronic Engineering, Soongsil University, Seoul, South Korea

3. Department of Electrical and Computer Engineering, College of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea

4. Department of Electrical and Computer Engineering and the Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/4359912/09926042.pdf?arnumber=9926042

Cited by 13 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 130nm CMOS Programmable Analog Standard Cell Library;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-06

2. A Fully Synthesizable Capacitorless Digital LDO for Distributed Power Delivery Network;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

3. A high-load current low-dropout regulator with adaptive ESR compensation;AEU - International Journal of Electronics and Communications;2024-02

4. A Fully Integrated Digital LDO With Adaptive Sampling and Statistical Comparator Selection;IEEE Solid-State Circuits Letters;2024

5. Hybrid Resonant Converter-Based 8:1 Bus Converter With 3.5 kW/in³ and 98.6%-Efficient for 48 V Data-Center Power Systems;IEEE Transactions on Power Electronics;2024-01