1. FLIP: An Artificial Neural Network-based Post-routing Incremental Placer;2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID);2024-01-06
2. Placement: From Wirelength to Detailed Routability;IPSJ Transactions on System LSI Design Methodology;2016
3. Heuristics for Iterative Detailed Standard Cell Placement;Proceedings of the SouthEast European Design Automation, Computer Engineering, Computer Networks and Social Media Conference on - SEEDA-CECNSM '16;2016
4. Local search algorithms for timing-driven placement under arbitrary delay models;Proceedings of the 52nd Annual Design Automation Conference;2015-06-07