Author:
Jain Vineet,Sharma Abhishek,Bezerra Eduardo Augusto
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Optimizing CNN Computation Using RISC-V Custom Instruction Sets for Edge Platforms;IEEE Transactions on Computers;2024-05
2. Design and Synthesis of RISC-V Bit Manipulation Extensions;2023 57th Asilomar Conference on Signals, Systems, and Computers;2023-10-29
3. Design and Implementation of Neural Network Accelerated SOC Based on Small RISC-V Processor;Proceedings of the 2022 6th International Conference on Electronic Information Technology and Computer Engineering;2022-10-21
4. Implementation of the RISC-V Architecture with the Extended Zbb Instruction Set;2022 International Ural Conference on Electrical Power Engineering (UralCon);2022-09-23
5. Research on Vector Structure of Neural Network Algorithm Based on RISC-V;2022 14th International Conference on Measuring Technology and Mechatronics Automation (ICMTMA);2022-01