Optimizing the output impedance of a power delivery network for microprocessor systems
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design techniques for reference clock jitter optimization for high speed PHYs;2023 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS);2023-11-01