Design and Optimization of SRAM Macro and Logic Using Backside Interconnects at 2nm node
Author:
Chen R.1,
Sisto G.1,
Jourdain A.1,
Hiblot G.1,
Stucchi M.1,
Kakarla N.1,
Chehab B.1,
Salahuddin S. M.1,
Schleicher F.1,
Veloso A.1,
Hellings G.1,
Weckx P.1,
Milojevic D.1,
Van der Plas G.1,
Ryckaert J.1,
Beyne E.1
Funder
European Commission
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献