Author:
Sze C. N.,Alpert Charles J.,Hu Jiang,Shi Weiping
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A Delay-Aware Implementation Scheme for Cost-Effective Implication-Based Concurrent Error Detection;2019 IEEE International Test Conference in Asia (ITC-Asia);2019-09
2. Automation of Timing Quality Checks and Optimization;Communications in Computer and Information Science;2019
3. COSAT;Proceedings of the 55th Annual Design Automation Conference;2018-06-24
4. Timing-driven logic restructuring for nano-hybrid circuits;International Journal of Electronics;2013-05
5. ECO Timing Optimization Using Spare Cells and Technology Remapping;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2010-05