A Family of LowPower Truly Modular Programmable Dividers in Standard 0.35m CMOS Technology
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. A 4-to-16GHz Dual-Loop PLL Based on Current-Control RO and Calibration in a 6-nm FinFET;2024 13th International Conference on Communications, Circuits and Systems (ICCCAS);2024-05-10