Parallel Branching of Two 2-DIMM Sections With Write-Direction Impedance Matching for an 8-Drop 6.4-Gb/s SDRAM Interface-Reference-Cited by-同舟云学术

Parallel Branching of Two 2-DIMM Sections With Write-Direction Impedance Matching for an 8-Drop 6.4-Gb/s SDRAM Interface

Published:2019-02 Issue:2 Volume:9 Page:336-342
ISSN:2156-3950
Container-title:IEEE Transactions on Components, Packaging and Manufacturing Technology
language:
Short-container-title:IEEE Trans. Compon., Packag. Manufact. Technol.

Author:

Lee Won-Cheol^ORCID,Chae Min-Kyun,Soh Kyoung-Jae,Seo Ensung^ORCID,Sohn Young-Soo,Park Kwangil,Kim Byungsub^ORCID,Sim Jae-Yoon^ORCID,Park Hong-June^ORCID

Funder

National Research Foundation of Korea

Defense Acquisition Program Administration

Samsung

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Industrial and Manufacturing Engineering,Electronic, Optical and Magnetic Materials

Link

http://xplorestaging.ieee.org/ielx7/5503870/8632834/08463634.pdf?arnumber=8463634

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. An Energy Efficient DDR5 I/O Performance Boost in Clamshell Configuration by Charge Pumping From Non-Target Device;2024 IEEE 74th Electronic Components and Technology Conference (ECTC);2024-05-28

2. A Low-power DRAM Controller ASIC with a 36% Reduction in Average Active Power by Increasing On-die Termination Resistance;JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE;2023-04-30

3. A Reflection Self-Canceling Design Technique for Multidrop Memory Interfaces;IEEE Transactions on Components, Packaging and Manufacturing Technology;2022-11

4. A Controller PHY for Managed DRAM Solution With Damping-Resistor-Aided Pulse-Based Feed-Forward Equalizer;IEEE Journal of Solid-State Circuits;2021-08

5. Development of Art and Culture Creative Industry Using FPGA and Dynamic Image Sampling;Wireless Communications and Mobile Computing;2021-04-02