Author:
Veetil Ratheesh Thekke,Sharma Ramesh,Gundeboyina Swapna
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Dual Use Circuitry for Early Failure Warning and Test;2024 25th International Symposium on Quality Electronic Design (ISQED);2024-04-03
2. Design and verification of a kind of ECC IP core with prolongable bit width;Second International Conference on Energy, Power, and Electrical Technology (ICEPET 2023);2023-09-25
3. Predicting the Silent Data Error Prone Devices Using Machine Learning;2023 IEEE 41st VLSI Test Symposium (VTS);2023-04-24