Author:
Ros Alberto,Kaxiras Stefanos
Funder
European Research Council
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Improving the Representativeness of Simulation Intervals for the Cache Memory System;IEEE Access;2024
2. CELLO: Compiler-Assisted Efficient Load-Load Ordering in Data-Race-Free Regions;2023 32nd International Conference on Parallel Architectures and Compilation Techniques (PACT);2023-10-21
3. Speculative inter-thread store-to-load forwarding in SMT architectures;Journal of Parallel and Distributed Computing;2023-03
4. Free atomics;Proceedings of the 49th Annual International Symposium on Computer Architecture;2022-06-11
5. ITSLF: Inter-Thread Store-to-Load Forwardingin Simultaneous Multithreading;MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture;2021-10-17