1. GARNET: a detailed on-chip network model inside a full-system simulator;Agarwal,2009
2. K.J. Alexander, C.J. Jonathan, T. Hsieh, M. Recktenwald, Load and store ordering for a strongly ordered simultaneous multithreading core, Oct. 2014, U.S. Patent US14511408.
3. Microprocessor Architecture: From Simple Pipelines to Chip Multiprocessors;Baer,2009
4. A communication characterisation of Splash-2 and Parsec;Barrow-Williams,2009
5. Benchmarking modern multiprocessors;Bienia,2011