Author:
Swetha P,Meghana P Sai,Charisma Jonnala,Pande Kirti S.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Power Efficient Hybrid Low-Power Technique for an SRAM cell;2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA);2024-05-17
2. Current Mirror based Level Shifter aiding multitudinous conversion ranges;2024 International Conference on Integrated Circuits and Communication Systems (ICICACS);2024-02-23
3. Area Efficient VLSI design for image processing using the modified CORDIC algorithm;2022 IEEE 3rd International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA);2022-12-15
4. Reconfigurable Clock Rate Based Synchronous Binary Counter;2022 IEEE 2nd Mysore Sub Section International Conference (MysuruCon);2022-10-16
5. A Cascode Current Mirror Based 90 mV to 1.8 V Level Shifter with Alleviated Delay;2022 International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics ( DISCOVER);2022-10-14